## SocTek<sup>®</sup> IP Cores



100M/1G/10G TSN Endpoint IP Core



#### Overview

ETSN provides Time-Sensitive Networking (TSN) capabilities to devices that operate as end systems in the network. End systems typically behaving as the source (talker) and/or sink (listener) of the data that is exchanged within the network.

With a rich set of layer-2 configurable features, both at synthesis time & during runtime, ETSN allows building advanced end systems with TSN capabilities. ETSN switch has been designed to address the maximum throughput using optimized resources. The internal micro-architecture includes disruptive enhancements in order to ensure a reliable operation of the endpoint even in critical use-cases.

All these characteristics enable a wide number of applications/sectors where the use of ETSN IP Core is key. Automotive, Marine, Aerospace, Defence or Electric are examples of markets where our customers are already applying this technology.

Key Features	<ul> <li>Time-Sensitive Networking (TSN) support: aligned with the different TSN profiles, such as Aerospace (P802.1DP), Automotive (P802.1DG) or Industrial Automation (IEC/IEEE 60802).</li> </ul>
	<ul> <li>IP "builder": hundreds of user-configurable parameters allow obtaining the exact configuration required by the customer, ensuring efficient use of the available programmable logic resources.</li> </ul>
	<ul> <li>Fast &amp; smooth integration: GUI available for some FPGA vendor tools (i.e., AMD Vivado™ Design Suite). Drivers &amp; software components included as</li> </ul>

- part of the product deliverable.
- Evaluation version available: encrypted, time-limited version available.

#### GUI Block Diagram



### **Technical Specifications**

Communication Interfaces	<ul> <li>Integrated 10M/100M/1000M MACs for 10/100 Mbps and 1 Gbps PHY interface rates to use with any PHY interface type (e.g. MII, GMII, RGMII) depending on application</li> <li>Compatible with SGMII (Serial Gigabit Media Independent Interface) or QSGMII (Quad Serial Gigabit Media Independent Interface) PHY interfaces throughout an internal GMII based connection to AMD LogiCORE<sup>™</sup> SGMII IP core and LogiCORE<sup>™</sup> QSGMII IP core respectively</li> <li>Configurable AXI-Stream interfaces to support several data rates:</li> </ul>	<ul> <li>10/100/1000 Mbps AXI-S interface with a data width of 8 bits @ 125 MHz</li> <li>10/100/1000/2500/5000/10000 Mbps AXI-S interface with a data width of 32 bits @ 312.5 MHz</li> <li>10/100/1000/2500/5000/10000 Mbps AXI-S interface with a data width of 64 bits @ 156.25 MHz</li> <li>Compatible with USXGMII (Universal Serial 10GE Media Independent Interface) or 10GBASE-R PHY interfaces throughout an internal AXI-S based connection to AMD LogiCORE<sup>™</sup> USXGMII IP core and LogiCORE<sup>™</sup> 10G/25G Ethernet Subsystem IP core respectively</li> </ul>
Time-Sensitive Networking (TSN)	<ul> <li>TSN features can be enabled/ disabled independently</li> <li>IEEE 802.1AS - Timing and Synchronization (gPTP)</li> <li>IEEE 802.1Qav - Credit Based Shaper (CBS)</li> <li>IEEE 802.1Qbv - Time Aware Shaper (TAS)</li> </ul>	<ul> <li>IEEE 802.1Qci - Per-Stream Filtering and Policing (PSFP)</li> <li>IEEE 802.1CB - Frame Replication and Elimination for Reliability (FRER)</li> <li>IEEE 802.1Qcc - Stream Reservation Protocol (SRP) Enhancements and Performance Improvements</li> </ul>
Time Synchronization	<ul> <li>Time synchronization according to IEEE 802.1AS-2020 (gPTP) and IEEE1588 (PTP)</li> <li>Up to four IEEE802.1AS time domains</li> <li>Legacy PTP: IEEE1588 Transparent</li> </ul>	<ul> <li>Clock (TC) functionality (End-to-End or Peer-to-peer) at layer-2 and layer-3 (IPv4)</li> <li>Legacy PTP: IEEE 1588 Boundary Clock (BC) at layer-2 and layer-3 (IPv4)</li> </ul>
Traffic Management	<ul> <li>Resource sharing algorithm (executed at synthesis time) to define the optimal internal architecture to reduce resource usage without performance compromises</li> <li>Shared dynamic and static filtering database. Implements hardware MAC address learning/ageing and look-up for up to 9K absolute MAC addresses (synthesis scalable) at wire speed</li> </ul>	<ul> <li>Independent VLAN Learning support for MAC address learning</li> <li>Searchable MAC addresses (and associated information) contained in the filtering database</li> <li>Static multicast frame filtering</li> <li>IGMP v1/v2 snooping1 (IPv4) support for multicast frame filtering</li> <li>Standard frame size support (1518) or Jumbo frames up to 9 kByte (depends on memory availability)</li> </ul>

Quality of Service	<ul> <li>Up to 8 priority queues per port (synthesis option)</li> <li>Priority classification based on PCP bits (802.1p), DSCP TOS bits of the IP packets (IPv4 TOS / IPv6 COS) and EtherType</li> <li>Programmable remapping from PCP or DSCP fields to internal priority queues on a per-port basis</li> <li>Programmable priority regeneration on a per-port basis</li> <li>Egress traffic prioritization based on strict priority or Weighted Round Robin (WRR) scheduling algorithm</li> <li>IEEE 802.1Q tag-based and port- based VLANs. VLAN manipulation functions on reception (VLAN</li> </ul>	<ul> <li>insertion) and transmission (VLAN removal/overwrite)</li> <li>MAC level ingress frame filtering based of destination MAC address and/or EtherType on per port basis</li> <li>Token bucket based ingress throughput rate limiting on per port basis</li> <li>MAC level ingress frame rate limiting on per port basis</li> <li>Credit Based Shaper (CBS) egress throughput rate Limiting on per port basis</li> <li>Egress frame rate limiting on per port basis</li> <li>Broadcast/Multicast storm protection</li> </ul>
Network Management & Monitoring	<ul> <li>IEEE 802.1D Spanning-Tree Protocol (STP) to prevent loops from being formed when switches or bridges are interconnected via multiple paths</li> <li>IEEE 802.1w Rapid Spanning Tree Protocol (RSTP) provides rapid convergence of spanning tree</li> <li>IEEE 802.1s Multiple Spanning Tree Protocol (MSTP) provides link availability in multiple VLAN environments by allowing multiple spanning trees</li> <li>Port mirroring capabilities. Ingress and egress mirroring functions to</li> </ul>	<ul> <li>allow copying of frames to a mirror port. Option for mirroring only filtered frames that match a specific data pattern</li> <li>Per port MAC and switch statistics for managing and debugging purposes</li> <li>Wide range of management interfaces to access control and statistics registers (selectable at synthesis time)</li> </ul>
Others	<ul> <li>Distributed Switch Architecture (DSA) frame tagging to merge application specific messages to management port and to distribute application specific messages to a specific port</li> </ul>	<ul> <li>Exclusive forwarding of known protocol specific frames or custom frames to/from management port</li> </ul>

F

#### **Technical Support, Verification & Deliverables**

Technical Support	IP Licenses are provided along with a technical support package that ensures a direct communication channel with our highly experienced support	engineers. This is vastly valued during customer product development & integration phases.
Verification	All our IP Cores are rigorously tested, hardware-validated and verified in real- life environments. A 3-phase based IP product verification is applied:	<ul> <li>Entity/Block-oriented simulation</li> <li>Global-oriented simulation</li> <li>In-hardware validation</li> </ul>
Deliverables	<ul> <li>Encrypted/Source RTL code</li> <li>Software components: drivers, configuration API &amp; SW stacks</li> <li>Documentation (IP Core and software components)</li> </ul>	<ul> <li>(Optional) Networking Testbench Suite (NTS)</li> <li>(Optional) AMD Vivado<sup>™</sup> design suite example design</li> </ul>
Related Products	<ul> <li>Networking Testbench Suite (NTS)</li> <li>1G TSN Ethernet Switch (MTSN IP Core)</li> </ul>	<ul> <li>10G TSN Ethernet Switch (TGES IP Core)</li> </ul>
Ordering Code	Ordering code	
	S-3139 (ETSN IP Core)	

To know more about other available references, please contact your sales representative.

# Sociek® By

**ETSN** 

100M/1G/10G TSN Endpoint IP Core



www.soc-e.com info@soc-e.com Calle Islas Canarias 19, piso -1 48015 Bilbao (Spain)