
SocTek® IP Cores



10M/100M/1G Managed Ethernet Switch IP Core



Overview


MES is a multi-port, multi-rate managed Ethernet switch with a rich set of layer-2 configurable features, both at synthesis & runtime, which allows system vendors to build advanced layer-2 switch systems. MES has been designed to address the maximum throughput using the minimum resources.

All these characteristics enable a wide number of applications/sectors where the use of MES IP Core is key. Automotive, Marine, Aerospace, Defence or Electric are examples of markets where our customers are already applying this technology.

Key Features

- Ethernet switch IP "builder": hundreds of user-configurable parameters allow obtaining the exact switch configuration required by the customer, ensuring efficient use of the available programmable logic resources.
- Industrial-application ready: with hardware support for redundancy protocols such as DLR or MRP.
- Different data-rate per port: each port speed and interface can be assigned independently.
- High-performance: up-to 1G interfaces without HOL (Head-of-line) blocking effect.
- Fast & smooth integration: GUI available for some FPGA vendor tools (i.e., AMD Vivado™ Design Suite). Drivers & software components included as part of the product deliverable.
- Evaluation version available: encrypted, time-limited version available.

GUI Block Diagram



Technical Specifications

Communication Interfaces

- Integrated 10M/100M/1000M MACs for 10/100 Mbps and 1 Gbps PHY interface rates to use with any PHY interface type (e.g. MII, RMII, GMII, RGMII) depending on application
- Compatible with SGMII (Serial Gigabit Media Independent Interface) or QSGMII (Quad Serial Gigabit Media Independent Interface) PHY interfaces throughout
- an internal GMII based connection to AMD LogiCORE™ SGMII IP core and LogiCORE™ QSGMII IP core respectively
- 10/100/1000 Mbps AXI-Stream interface with a data width of 8 bits @ 125 MHz
- Half-duplex support in 10/100Mbps
 PHY interface rates.

Time Synchronization

 1588 (PTPv2): IEEE1588 Transparent Clock (TC) functionality (End-to-End or Peer-to-peer) at layer-2 and layer-3 (IPv4)

Traffic Management

- Integrated Ethernet switch fabric supporting up to 32 ports (number limited by the available resources on the device)
- HoLB (Head of Line Blocking) free switch fabric
- Shared dynamic and static filtering database. Implements hardware MAC address learning/ageing and look-up for up-to 9K absolute MAC addresses (synthesis scalable) at wire speed
- Independent VLAN Learning support for MAC address learning
- Searchable MAC addresses (and associated information) contained in the filtering database

- Programmable frame forwarding port mask to restrict frame forwarding towards port(s)
- Programmable EtherType based frame forwarding to restrict frame forwarding towards port(s)
- · Static multicast frame filtering
- IGMP v1/v2 snooping1 (IPv4) support for multicast frame filtering
- Standard frame size support (1518) or Jumbo frames up to 9 kByte (depends on memory availability)

Quality of Service

- Up to 8 priority queues per port (synthesis option):
 - Priority classification based on Ingress Port, PCP bits (802.1p),
 DSCP TOS bits of the IP packets (IPv4 TOS/IPv6 COS) and EtherType
 - Programmable remapping from PCP or DSCP fields to internal priority queues on a per-port basis
 - Programmable priority regeneration on a per-port basis
 - Egress traffic prioritization based on strict priority or Weighted Round Robin (WRR) scheduling algorithm
- IEEE 802.1Q tag-based and portbased VLANs. VLAN manipulation functions on reception (VLAN

- insertion) and transmission (VLAN removal/overwrite)
- MAC Level ingress frame filtering based of destination MAC address and/or EtherType on per port basis
- Token bucket based ingress throughput rate limiting on per port basis
- MAC level ingress frame rate limiting on per port basis
- Credit Based Shaper (CBS) egress throughput rate limiting on per port basis
- Egress frame rate limiting on per port basis
- · Broadcast/Multicast storm protection

Network Management & Monitoring

- IEEE 802.1D Spanning-Tree Protocol (STP) to prevent loops from being formed when switches or bridges are interconnected via multiple paths
- IEEE 802.1w Rapid Spanning Tree Protocol (RSTP) provides rapid convergence of spanning tree
- IEEE 802.1s Multiple Spanning Tree Protocol (MSTP) provides link availability in multiple VLAN environments by allowing multiple spanning trees
- Multisession port mirroring capabilities. Ingress and egress mirroring functions to allow copying of frames to a mirror port. Option for mirroring only filtered frames that match a specific data pattern

- User/network port-level security via IEEE802.1X authentication and MACbased filtering
- Host access control for only frames specified by the user (destination MAC and/or EtherType based)
- Per port MAC and switch statistics for managing and debugging purposes
- Wide range of management interfaces to access control and statistics registers (selectable at synthesis time)
- I2C master interface for external device configuration (i.e. an EEPROM memory with non-volatile configuration)

Ring Redundancy Protocols

- Media Redundancy Protocol (MRP) for ring topology networks: Media Redundancy Manager (MRM) and Media Redundancy Client (MRC) modes
- Device Level Ring (DLR) redundancy protocol for Ethernet/IP: ring Supervisor node to control DLR network and Beacon based node to process Beacon frames

Others

- Distributed Switch Architecture (DSA) frame tagging to merge application specific messages to management port and to distribute application specific messages to a specific port
- Exclusive forwarding of known protocol specific frames or custom frames to/from management port

Technical Support, Verification & Deliverables

Technical Support

IP Licenses are provided along with a technical support package that ensures a direct communication channel with our highly experienced support engineers. This is vastly valued during customer product development & integration phases.

Verification

All our IP Cores are rigorously tested, hardware-validated and verified in reallife environments. A 3-phase based IP product verification is applied:

- · Entity/Block-oriented simulation
- Global-oriented simulation
- In-hardware validation

Deliverables

- Encrypted/Source RTL code
- Software components: drivers, configuration API & SW stacks
- Documentation (IP Core and software components)
- (Optional) Networking Testbench Suite (NTS)
- (Optional) AMD Vivado[™] design suite example design

Evaluation & Design-in Kit

Description

The SMARTmpsoc and SMARTzynq Brick provide an out-of-the-box set-up that allows plug & play evaluation of Ethernet switching capabilities of SOC-E IP Core(s). The evaluation board is provided with a preloaded firmware that includes an instance of SOC-E IP Core(s) plus additional software components

that are executed in the processing system (CPU) of the platform. Linux OS is loaded in the evaluation firmware.

This hardware can also be used later as a development platform, what allows to shorten the development phase.

SMARTmpsoc Brick consists of the following package

- SMARTmpsoc module (1x)
- Carrier board (1x)
- Reference firmware (predefined image) preloaded into non-volatile eMMC storage (1x)
- Power supply (1x)
- Fibre/Copper SFP modules (optional, purchased separately)

SMARTzyng Brick consists of the following package

- SMARTzyng module (1x)
- Carrier board (1x)
- · Reference firmware (predefined image) preloaded into non-volatile microSD card storage (1x)
- Power supply (1x)
- Fibre/Copper SFP modules (optional, purchased separately)

Related Products

- Networking Testbench Suite (NTS)
- 1G TSN Ethernet Switch (MTSN IP Core)
- · 1G Managed Redundant Switch (MRS IP Core)

Ordering Code

Ordering code

S-3120 (MES IP Core)

EVB07.27 (SMARTmpsoc Brick)

EVB04.28 (SMARTzynq Brick)

To know more about other available refe



Sociek® By

MES

10M/100M/1G Managed Ethernet Switch IP Core

www.soc-e.com info@soc-e.com

Calle Islas Canarias 19, piso -1 48015 Bilbao (Spain)