
## SocTek<sup>®</sup> IP Cores



10M/100M/1G Multiport TSN Ethernet Switch IP Core



#### Overview

MTSN is a multi-port, multi-rate managed Ethernet switch with Time-Sensitive Networking (TSN) capabilities to achieve deterministic Ethernet solutions in which streams are delivered with guaranteed bandwidth and deterministic latency.

With a rich set of layer-2 configurable features, both at synthesis time & during runtime, MTSN allows building advanced Ethernet switch systems with TSN capabilities. MTSN switch has been designed to address the maximum throughput using optimized resources.

All these characteristics enable a wide number of applications/sectors where the use of MTSN IP Core is key. Automotive, Marine, Aerospace, Defence or Electric are examples of markets where our customers are already applying this technology.

Key Features	<ul> <li>Time-Sensitive Networking (TSN) support: aligned with the different TSN profiles, such as Aerospace (P802.1DP), Automotive (P802.1DG) or Industrial Automation (IEC/IEEE 60802).</li> </ul>
realures	<ul> <li>Ethernet switch IP "builder": hundreds of user-configurable parameters allow obtaining the exact switch configuration required by the customer, ensuring efficient use of the available programmable logic resources.</li> </ul>
	<ul> <li>Different data-rate per port: each port speed and interface can be assigned independently.</li> </ul>
	<ul> <li>High-performance: up-to 1G interfaces without HOL (Head-of-line) blocking effect.</li> </ul>
	<ul> <li>Fast &amp; smooth integration: GUI available for some FPGA vendor tools (i.e., AMD Vivado<sup>™</sup> Design Suite). Drivers &amp; software components included as part of the product deliverable.</li> </ul>

- Evaluation version available: encrypted, time-limited version available.

#### GUI Block Diagram

			•
		port_0_gmii 🕂	
		port_1_gmii 🕂	
	+ S_AXI	port_2_gmii 🕂	
_	clk_in	port_3_gmii 🕂	
_	reset	secure_chip	
_	IP_enable	secure_chip_valid	
_	port_0_link		
_	port_1_link	sync_8021_as_int	
_	port_2_link	sync_8021_as_clk_0_tmr[63:0]	
_	port_3_link	sync_8021_as_clk_0_pps	—
	S AXI ACLK	port_0_phy_rst_n	<b>0-</b>
		port_1_phy_rst_n	<b>0-</b>
-0	S_AXI_ARESETN	port_2_phy_rst_n	<b>0-</b>
		port_3_phy_rst_n	<b>0-</b>

### **Technical Specifications**

Communication Interfaces	<ul> <li>Integrated 10M/100M/1000M MACs for 10/100 Mbps and 1 Gbps PHY interface rates to use with any PHY interface type (e.g. MII, RMII, GMII, RGMII) depending on application</li> <li>Compatible with SGMII (Serial Gigabit Media Independent Interface) or QSGMII (Quad Serial Gigabit Media Independent</li> </ul>	<ul> <li>Interface) PHY interfaces throughout an internal GMII based connection to AMD LogiCORE<sup>™</sup> SGMII IP core and LogiCORE<sup>™</sup> QSGMII IP core respectively</li> <li>10/100/1000 Mbps AXI-Stream interface with a data width of 8 bits @ 125 MHz</li> </ul>
Time-Sensitive Networking (TSN)	<ul> <li>TSN features can be enabled/ disabled independently</li> <li>IEEE 802.1AS - Timing and Synchronization</li> <li>IEEE 802.1Qav - Credit Based Shaper (CBS)</li> <li>IEEE 802.1Qbv - Time Aware Shaper (TAS)</li> <li>IEEE 802.1Qci - Per-Stream Filtering and Policing</li> </ul>	<ul> <li>IEEE 802.1CB - Frame Replication and Elimination for Reliability (FRER)</li> <li>IEEE 802.1Qbu / IEEE 802.3br – Frame Preemption</li> <li>IEEE 802.1Qcc - Stream Reservation Protocol (SRP) Enhancements and Performance Improvements</li> </ul>
Time Synchronization	<ul> <li>Time synchronization according to IEEE 802.1AS-2020 and IEEE1588 (PTP)</li> <li>Up to four IEEE 802.1AS time domains</li> </ul>	<ul> <li>Legacy PTP: IEEE 1588 Boundary Clock (BC) at layer-2 and layer-3 (IPv4)</li> </ul>
Traffic Management	<ul> <li>Integrated Ethernet switch fabric supporting up to 32 ports (number limited by the available resources on the device)</li> <li>HOL (Head-of-line) blocking free switch fabric</li> <li>Shared dynamic and static filtering database. Implements hardware MAC address learning/ageing and look-up for up-to 9K absolute MAC addresses (synthesis scalable) at wire speed</li> <li>Independent VLAN learning support for MAC address learning</li> <li>Searchable MAC addresses (and associated information) contained in the filtering database</li> </ul>	<ul> <li>Programmable frame forwarding port mask to restrict frame forwarding towards port(s)</li> <li>Programmable EtherType based frame forwarding to restrict frame forwarding towards port(s)</li> <li>Static multicast frame filtering</li> <li>IGMP v1/v2 snooping1 (IPv4) support for multicast frame filtering</li> <li>Standard frame size support (1518 bytes) or Jumbo frames up to 9 kByte (depends on memory availability)</li> </ul>

Quality of Service	<ul> <li>Up to 8 priority queues per port (synthesis option):</li> <li>Priority classification based on ingress port, PCP bits (802.1p), DSCP TOS bits of the IP packets (IPv4 TOS / IPv6 COS) and EtherType</li> <li>Programmable remapping from PCP or DSCP fields to internal priority queues on a per-port basis</li> <li>Programmable priority regeneration on a per-port basis</li> <li>Egress traffic prioritization based on strict priority or Weighted Round Robin (WRR) scheduling algorithm</li> <li>IEEE 802.1Q tag-based and port- based VLANs. VLAN manipulation</li> </ul>	<ul> <li>functions on reception (VLAN insertion) and transmission (VLAN removal/overwrite)</li> <li>MAC level ingress frame filtering based of destination MAC address and/or EtherType on per port basis</li> <li>Token bucket based ingress throughput rate limiting on per port basis</li> <li>MAC level ingress frame rate limiting on per port basis</li> <li>Credit Based Shaper (CBS) egress throughput rate Limiting on per port basis</li> <li>Egress frame rate limiting on per port basis</li> <li>Broadcast/Multicast storm protection</li> </ul>
Network Management & Monitoring	<ul> <li>IEEE 802.1D Spanning-Tree Protocol (STP) to prevent loops from being formed when switches or bridges are interconnected via multiple paths</li> <li>IEEE 802.1w Rapid Spanning Tree Protocol (RSTP) provides rapid convergence of spanning tree</li> <li>IEEE 802.1s Multiple Spanning Tree Protocol (MSTP) provides link availability in multiple VLAN environments by allowing multiple spanning trees</li> <li>Multisession port mirroring capabilities. Ingress and Egress mirroring functions to allow copying of frames to a mirror port. Option for mirroring only filtered frames that match a specific data pattern</li> </ul>	<ul> <li>User/network port-level security via IEEE 802.1X authentication and MAC-based filtering</li> <li>Host access control for only frames specified by the user (destination MAC and/or EtherType based)</li> <li>Per port MAC and switch statistics for managing and debugging purposes</li> <li>Wide range of management interfaces to access control and statistics registers (selectable at synthesis time)</li> <li>I2C master interface for external device configuration (i.e. an EEPROM memory with non-volatile configuration)</li> </ul>
Others	• Distributed Switch Architecture (DSA) frame tagging to merge application specific messages to management port and to distribute application specific messages to a specific port	<ul> <li>Exclusive forwarding of known protocol specific frames or custom frames to/from management port</li> </ul>

#### **Technical Support, Verification & Deliverables**

Technical Support	IP Licenses are provided along with a technical support package that ensures a direct communication channel with our highly experienced support	engineers. This is vastly valued during customer product development & integration phases.
Verification	All our IP Cores are rigorously tested, hardware-validated and verified in real- life environments. A 3-phase based IP product verification is applied:	<ul> <li>Entity / Block-oriented simulation</li> <li>Global-oriented simulation</li> <li>In-hardware validation</li> </ul>
Deliverables	<ul> <li>Encrypted / Source RTL code</li> <li>Software components: drivers, configuration API &amp; SW stacks</li> <li>Documentation (IP Core and software components)</li> </ul>	<ul> <li>(Optional) Networking Testbench Suite (NTS)</li> <li>(Optional) AMD Vivado<sup>™</sup> design suite example design</li> </ul>

#### **Evaluation & Design-in Kit**

	In order to evaluate MTSN in a plug&play platform please refer to our RelyUm Industrial TSN Switches and Endpoints product family.	To know more about these products, please contact your sales representative.
Related Products	<ul> <li>Networking Testbench Suite (NTS)</li> <li>TSN EndPoint (ETSN IP Core)</li> <li>10G TSN Ethernet Switch (TGES IP Core)</li> </ul>	<ul> <li>1G Managed Ethernet Switch (MES IP Core)</li> </ul>

#### **Ordering Code**

Ordering code


S-3129 (MTSN IP Core)

To know more about other available references, please contact your sales representative.

# Sociek® By

**MTSN** 

10M/100M/1G Multiport TSN Ethernet Switch IP Core



www.soc-e.com info@soc-e.com

Calle Islas Canarias 19, piso -1 48015 Bilbao (Spain)