
## SocTek® IP Cores



PreciseTimeBasic IP Core



#### Overview

PreciseTimeBasic is a PTP Ordinary (master / time transmitter & slave / time receiver) capable clock for System-on-Programable Chip (SoPC). As a time receiver it provides nanosecond level clock synchronized to network PTP time transmitter. As a time transmitter it generates all the required PTP frames.

This solution is composed by three main components: An IP Core for FPGA that implements the timestamping unit (TSU); a PTP stack for Linux operating system (running on the in-built SoPC processor) and a driver (provided as a patch for Linux kernel).

PreciseTimeBasic IP Core is specifically designed for AMD/Xilinx SoPC platforms, specifically Zynq®-7000 & Zyng®UltraScale+ MPSoC families.

This product provides higher accuracy and flexibility compared to SOC-E 1588Tiny IP Core by making use of a software PTP stack.

Key Features	<ul> <li>Multi-PTP profile capable: designed to support Default and Power Utility Profile (IEC/IEEE 61850-9-3) with multiple configurations (layer-2/layer-3, E2E/P2P, etc).</li> </ul>
reatures	<ul> <li>PTP time transmitter (master) and time receiver (slave) capable: both operation modes supported in the same implementation.</li> </ul>
	<ul> <li>Event timestamping and alarm detection supported: based on the PTP timer clock, allowing the user to retrieve timestamps directly from a register.</li> </ul>
	<ul> <li>Fast &amp; smooth integration: GUI available for some FPGA vendor tools (i.e., AMD Vivado<sup>™</sup> Design Suite). Drivers &amp; software components included as part of the product deliverable.</li> </ul>

- Evaluation version available: encrypted, time-limited version available.

#### GUI Block Diagram

	+ S_AXI	secure_chip	
Q	🕂 gmii	secure_chip_valid	
—	IP_enable	pps_out	
_	external_sync_pps	pps_div_out	
_	external_sync_10mhz	timer_1588_out[63:0]	
_	event_in[0:0]	ptp_interrupt	
_	s_axi_aclk	event_interrupt_0	
-0	s_axi_aresetn	alarm_interrupt_0	
			)

#### **Technical Specifications**

Communication Interfaces	<ul> <li>Integrated 10M/100M/1000M MACs for 10/100 Mbps and 1 Gbps PHY interface rates to use with any PHY interface type (e.g. MII, GMII, RGMII) depending on application</li> <li>Compatible with SGMII (Serial Gigabit Media Independent Interface) or QSGMII (Quad Serial Gigabit Media Independent Interface) PHY interfaces throughout</li> </ul>	<ul> <li>an internal GMII based connection to AMD LogiCORE<sup>™</sup> SGMII IP core and LogiCORE<sup>™</sup>QSGMII IP core respectively</li> <li>Configurable AXI-Stream interfaces to support several data rates</li> <li>1000/10000/25000 Mbps AXI-S interface with a data width of 64 bits @ 156.25 MHz</li> </ul>
Time Synchronization	<ul> <li>32bit nanoseconds and 32bit seconds ToD PTP clock output</li> <li>One Pulse Per Second (PPS) output available</li> <li>One frequency selectable pulse output available (1kHz/ 2kHz/ 4kHz/ 8kHz/ 16kHz/32kHz)</li> </ul>	<ul> <li>Layer-2 (PTP over Ethernet) and Layer-3 (PTP over UDP) supported</li> <li>Event timestamping supported (up to 4 different events simultaneously)</li> <li>Alarm detection supported (up to 4 different alarms simultaneously)</li> </ul>
Network Management & Monitoring	<ul> <li>Per port MAC statistics for managing and debugging purposes</li> </ul>	<ul> <li>AXI4-Lite management interfaces to access control and statistics registers</li> </ul>


#### Technical Support, Verification & Deliverables

Technical Support	IP Licenses are provided along with a technical support package that ensures a direct communication channel with our highly experienced support	engineers. This is vastly valued during customer product development & integration phases.	
Verification	All our IP Cores are rigorously tested, hardware-validated and verified in real- life environments. A 3-phase based IP product verification is applied:	<ul> <li>Entity / Block-oriented simulation</li> <li>Global-oriented simulation</li> <li>In-hardware validation</li> </ul>	
Deliverables	<ul> <li>Encrypted / Source RTL code</li> <li>Software components: drivers, configuration API &amp; SW stacks</li> </ul>	<ul> <li>Documentation (IP Core datasheet)</li> <li>(Optional) AMD Vivado<sup>™</sup> design suite example design</li> </ul>	

### **Evaluation & Design-in Kit**

Description	The SMARTmpsoc and SMARTzynq brick provide an out-of-the-box set-up that allows plug & play evaluation of PTB IP Core. The evaluation board is provided with a preloaded firmware that includes an instance of SOC-E IP Core(s) plus additional software components	that are executed in the processing system (CPU) of the platform. Linux OS is loaded in the evaluation firmware. This hardware can also be used later as a development platform, what allows to shorten the development phase.
SMARTmpsoc brick consists of the following package	<ul> <li>SMARTmpsoc module (1x)</li> <li>Carrier board (1x)</li> <li>Reference firmware (predefined image) preloaded into non-volatile eMMC storage (1x)</li> </ul>	<ul> <li>Power supply (1x)</li> <li>Fibre / copper SFP modules (optional, purchased separately)</li> </ul>
SMARTzynq brick consists of the following package	<ul> <li>SMARTzynq module (1x)</li> <li>Carrier board (1x)</li> <li>Reference firmware (predefined image) preloaded into non-volatile microSD card storage (1x)</li> </ul>	<ul> <li>Power supply (1x)</li> <li>Fibre / copper SFP modules (optional, purchased separately)</li> </ul>
Related Products	1588Tiny IP Core	
Ordering Code	Ordering code S-3101 (PTB IP Core)	


To know more about other available references, please contact your sales representative.



# Sociek® By

PTB

PreciseTimeBasic IP Core



www.soc-e.com info@soc-e.com Calle Islas Canarias 19, piso -1 48015 Bilbao (Spain)