MES_17.05

Industrial Internet of Things (IIoT) offers smart infrastructure and hyper-connected devices with sensing, processing and networking capabilities. These systems will generate incredible amounts of Data, sharing the same network. Thus, it is necessary to ensure that the real-time and critical-mission messages are transferred within strict bounds of latency and reliability regardless of other network traffic.

Deterministic Ethernet solutions, like TSN, deliver streams with guaranteed bandwidth and deterministic latency. There are many features involved in the multiple standards currently under development.

Time Sensitive Networking (TSN) is the name of the IEEE 802.1 Task Group responsible for standards at Data Link Layer. This group provides the specifications that will allow time-synchronized and low latency streaming services through IEEE 802 networks.

TSN is evolving and it is targeting different sectors, like Automotive, Industry, Broadcasting and Aerospace. Therefore, it is expected switching implementations that combine a subset of the available standards and features. This flexibility can be achieved through reconfigurable logic (FPGAs), HDL IPs and embedded software.

Multiport Time Sensitive Networking (MTSN) Switch IP core supports IEEE 802.1AS to provide precise time synchronization of the network nodes to a reference time by synchronizing distributed local clocks with a reference and  IEEE 802.1Qbv for a enhanced traffic scheduling.

MTSN can be supported on the following Xilinx FPGA Families:

  • 7-Series (Zynq, Spartan, Artix, Kintex, Virtex)
  • Ultrascale (Kintex, Virtex)
  • Ultrascale+ (Zynq MPSoC, Kintex, Virtex)
tsn_configuration

MTSN Switch IP Core key features:

  • Full-Duplex Ethernet 10/100/1000.
  • Configurable 3 to 16 Ethernet ports.
  • MII/GMII/RGMII interfaces for attaching to an external Physical Layer device (PHY).
  • Different data rate (10/100/1000 mbps) for each port.
  • Dynamic MAC Table with automatic MAC addresses learning and aging (up to 2048 entries).
  • Static MAC Table (up to 2048 entries).
  • Jumbo Frame Management.
  • Broadcast Storm Protection.
  • Port-based VLAN support.
  • MDIO, UART, AXI4-lite or CoE (Configuration-over-ethernet) management interfaces.
  • IEEE 802.1AS for Time Synchronization Layer
  • IEEE 802.1Qbv for Scheduled Traffic 
    • Time Aware Shaper: Configurable number of time slots
    • Credit Based Shaper: Configurable bandwidth reservation for each traffic class

Supported boards for the Reference Designs:

For more information, please contact us at: info@soc-e.com